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The expressive power of the data flow schemes of Dennis is evaluated. It is shown that 
data flow schemes have the power to express an arbitrary determinate functional. The 
proof involves a demonstration that “restricted data flow schemes” can simulate Turing 
Machines. This provides a new, simple basis for computability. 
1. INTRODUCTION 
Early researchers investigating the relative “power” of programming constructs 
determined that a comparison of the sets of partial recursive functions computed did not 
adequately differentiate between programming styles. All reasonable sets of constructs 
compute all partial recursive functions. 
A different technique has evolved for comparing constructs. The notion of a scheme 
[S, 12, 131 enables one to discern differences between the classes offunctionals computable 
by different constructs. In a scheme there are no defined operations and thus (for example) 
variables can not be used as counters. All function and predicate symbols are uninter- 
preted, and a “scheme” represents a functional over the symbols. This approach provides 
a rigorous interpretation to intuitive ideas such as “recursion is more powerful than 
iteration” [14, 171. 
A hierarchy of program constructs has been developed [I, 21. There is a notion of a 
construct being equivalent to “all effective determinate functionals” or “all recursively 
enumerable (r.e.) program schemes” [2, 161. 
Data flow schemes were introduced by Dennis [3] to model programming constructs 
to be used for data driven computer architectures. Early data flow researchers felt that it 
would be worthwhile to sacrifice the full power of this construct in order to enforce 
programming disciplines that are similar to those found in conventional languages. To 
this end a class of data flow schemes, called well formed data flow schemes, which satisfy 
certain structural requirements were introduced [4]. The requirements force programs to 
behave like “if-then-while” programs, Indeed, the “expressive power” of well formed 
data flow schemes is equivalent to the expressive power of flowchart schemes [I 11. 
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Although data flow programs are often written using the well formed constraint, this 
constraint does not reflect the capabilities of the data flow computer architecture [5]. It is 
thus worthwhile to evaluate the expressive power of the entire class of data flow schemes. 
The restrictions which give rise to well formed data flow schemes are syntactic in nature 
and have little to do with machine architecture. 
The main result of this paper is that the class of data flow schemes is equivalent to the 
class of r.e. program schemes. One direction is immediate using usual programming 
techniques in the language of r.e. program schemes. The proof of the other half is simpli- 
fied by two insights of independent interest. 
The first is a programming technique using the language of data flow schemes. This 
permits one to characterize a class of functions computable by data flow schemes but not 
by well formed data flow schemes. This provides the machinery to prove later results. 
The second insight is a theoretical result of interest. A restrictive version of data flow 
schemes can simulate Turing Machines. The simulation of Turing Machines (TMs) 
follows immediately from the above technique. This result implies various undecidability 
results about simple data flow schemes. 
In Section 2 r.e. program schemes, data flow schemes, and restricted data flow schemes 
are defined. Section 3 illustrates programming techniques. Using these techniques 
Section 4 provides the simulation of TMs with restricted data flow schemes. Section 5 
contains the proof that any r.e. program scheme can be simulated by a data flow scheme. 
2. SYNTAX AND SEMANTICS OF SCHEMES 
2.1 R.E. Program Schemes 
For brevity the presentation of Section 2 is a bit informal. For a more formal treatment 
of schemes one may consult [6]. 
Any particular r.e. program scheme may contain infinitely many aariable symbols 
x, y, u, P)... finitely many function symbols fi ,... , f,. (from an infinite function symbol 
alphabet s), and finitely many predicate symbols p, ,..., p, (from an infinite predicate 
symbol alphabet, 9). Associated with a symbol f (or p) is a number arity(f) E N which 
specifies the number of arguments needed by f. In the alphabet there is a symbol HALT. 
Unintepreted constants are 0-ary function symbols. 
A term is 
(I) a variable symbol X. 
(2) A 0-ary function symbol f. 
(3) the sequence f (x1 ,..., x,), where f E.F, arity (f) = n, and x1 ,..., x, are variable 
symbols. 
(4) the sequence p(x, ,..., xn), where p E 8, arity (p) = n, and X, ,..., x, are variable 
symbols. 
Terms of types (l), (2) and (3) are called functional terms. Terms of type (4) are called 
predicate terms. 
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A statement is 
(1) A simple assignment x +- t, where t is a functional term and x is a variable symbol. 
(2) a predicate term. 
(3) the symbol HALT. 
A r.e. program scheme, P, consists of an infinite list of statements (indexed by the 
integers), a finite set of variable symbols called input variables, a finite set of variable 
symbols called output variabZes and two recursive functions. The first recursive function 
takes as input a statement number and produces the statement as output. The second 
function next: N x (0, l} + N, intuitively, specifies the successor statement of a given 
statement as explained in Section 2.2. 
2.2 Semantics of R.E. Program Schemes 
An interpretation, I, for a r.e. program scheme P consists of a domain D, an assignment 
of a total function from Dn to D to each n-ary function symbol, an assignment of a total 
predicate on Dn to each n-ary predicate symbol, and an assignment of an element of D to 
each input variable. A program is a pair (P, I). 
The computation of a program (P, 1) proceeds as follows. The first statement executed is 
statement 0. After statement iis executed, the next statement is given by the function next. 
If statement i is a HALT statement, the program terminates with outputs equal to the 
current values of the output variables. If statement i is a predicate and the result of the 
predicate was j E (0, I}, then the next statement is next (;, j). If statement i is not a predicate 
then the next statement is next (i, 0). By convention, if the execution of a statement 
involves evaluating an undefined variable, the program “loops,” i.e., never halts. 
2.3 Data Flow Schemes 
A datajow scheme is a labeled (finite) directed graph (with self-loops and multiple arcs). 
The labels of the nodes of any data flow scheme come from the following alphabets: 
(1) An alphabet of function symbols s. 
(2) An alphabet of predicate symbols 8. 
(3) An alphabet of three symbols called gate symbols “T,” “F,” “TF.” (A gate labeled 
with “TF” is called a Merge gate.) 
If a symbol of arity n labels a node then there are n incoming arcs to the node. (Arity 
(“T”) = arity (“F”) = 2 and arity (“TF”) = 3.) 
Each arc is either a boolean arc or a value arc. During execution each boolean arc has 
associated with it a word w E{F, T}* and each value arc has associated with it a word 
w E D* where D is a domain supplied by the interpretation. Each arc that leaves a 
“predicate node” is a boolean arc. Each gate has a designated “control” boolean arc. (In 
the figures, the control arc is labeled with a “c.“) All of the noncontrol arcs that enter or 
leave a gate must be of the same type (but may be either boolean or value). All arcs 
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entering or leaving a “function node” are value arcs and all incoming arcs to a “predicate 
node” are value arcs. (Examples of data flow schemes are found in Figs. 3.1-3.8.) 
An initialized data flow scheme consists of a data flow scheme with an assignment of a 
word w E {F, T}* to each boolean arc and an assignment of the empty word of D* to each 
value arc. A restricted data JEOW scheme is an initialized data ilow scheme with only “gate 
nodes.” 
Certain uninitialized arcs are designated input arcs. Certain arcs are designated as 
output arcs. It is sometimes convenient to allow two additional labels for nodes. INPUT 
nodes have no incoming arcs, and OUTPUT nodes have no outgoing arcs. 
2.4 Semantics of Data Fow Schemes 
An interpretation supplies a domain D, assigns functions to function symbols, and 
predicates to predicate symbols as in Section 2.2. Each input arc is assigned a word from 
its value domain. A program is a scheme with an interpretation. 
If a word is associated with an arc, the first symbol of the word is called the current 
contents of the arc. A node which is not a Merge gate is said to be enabled if each incoming 
arc has a non empty word associated with it. A Merge gate is enabled if the current 
contents of the “control” arc is T and the gate’s “T” arc is non empty or if the current 
contents of the control arc is F and the gate’s “F” arc is non empty. INPUT and 0 UTPUT 
nodes are never enabled. 
When a non-gate enabled node executes, the current contents of each incoming arc is 
removed and the function or predicate labeling the node is applied to the contents. The 
result is concatenated to the end of the data word associated with each outgoing arc. For 
T gates, if the current contents of the control arc is T, then the gate is the identity on the 
other incoming arc, and if the control arc is F then the current contents of the other arc 
disappears, with nothing placed on outgoing arcs. F nodes are the same as T nodes with 
the role of the control arc complemented. For Merge gates, if the control arc is T, the gate 
is the identity on the “T” arc and the “F” arc is unaffected. Analogously, if the control 
arc is F. 
At any step in execution there may be many enabled nodes. There is no notion of what 
“must” happen in one step-the model does not completely specify this. There is a notion 
of what may happen in one step. The work of [ 151 implies that this incomplete specification 
does not change the output of computation (we will momentarily define the output). At 
one step the data flow scheme executes greater than or equal to one of its currently enabled 
nodes. The execution updates some of the arcs, by removing current contents of incoming 
arcs to executing nodes, placing result values on outgoing arcs of executing nodes, doing 
both operations to arcs that connect two executing nodes, and leaving the rest of the arcs 
unchanged. 
A data flow program terminates when no node is enabled. At that time the words 
associated with the output arcs are the outputs of the data flow program. (For convenience, 
all constant functions have one incoming arc. If they were “always enabled” with no 
incoming arcs, the program would never terminate.) 
As defined above, data flow schemes do not have a fixed number of inputs or outputs. 
571/21/I-7 
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To compare data flow schemes to r.e. program schemes, we extend the definition of data 
flow schemes to specify how many input symbols are to be supplied on each input arc and 
how many outputs are to be produced on each output arc. We only consider computations 
where the proper number of inputs is supplied. If an output arc is supposed to supply R 
outputs, then the first K values on the arc at termination are the outputs. If there are fewer 
than k outputs, the remaining outputs are undefined. 
It is important to note that data words on arcs are of unbounded size. It follows from 
[14] that no class of schemes that lacks the ability to store an unbounded amount of 
information can even simulate recursive schemes. 
3. PROGRAMMING TECHNIQUES 
There are two goals of this section. The first is to show that restricted data flow schemes 
may be used to define all boolean functions. The second is to prove a lemma which gives a 
substantial indication of the programming power of restricted data flow schemes. It is used 
to simplify the proof of TM simulation in Section 4. 
3.1 Boolean Operators 
To define NOT and OR, consider the initialized restricted data flow schemes of Figs. 3.1 
and 3.2. In Fig. 3.1, a True on arc A chooses out the “T” arc of the Merge (i.e., the value 
False). A similar arrangement for A having False implies B = NOT(A). (The diagram- 
ming convention for arc A is an arc emanating from a node labeled with an A. Multiple 
arcs are diagrammed as two lines emanating from the same arc.) 
In Fig. 3.2 when A is true, then A (i.e., True) is output, and when A is false then B is 
output. Thus C = A ORB. In both 3.1 and 3.2 the initial configuration is restored after 
one usage. Thus values may be pipelined through these programs, and the NOT circuit 
will always complement its input, and the OR circuit will always “OR” a pair of inputs. 
3.2 General Translation Technique 
LEMMA 1. Let g:(O, 1)” + (0, I}“, let n1 + ..- + n, = n and m, + .*. + m, = m. 
Then g is computable by a restricted data flow scheme with k input arcs and 1 output arcs wtth 
FIGURE 3.1 
PROGRAM SCHEhlES AND DATA FLOW SCHEMES 97 
FIGURE 3.2 
the following input/output conventions. The first n1 inputs appear on the first input arc, the 
next n2 on the second input arc,..., and thejnal nk and the kth input arc. The first m, outputs 
appear on the first output arc,..., the last m, of them appear on the lth output arc. Also, for 
any such input to the restricted data pow scheme, at termination the configuration of the data 
words on the internal arcs of the program matches the initial configuration. 
Proof. The following explains certain abbreviations used. The expansion of these 
abbreviations is discussed in Section 3.3. 
1. In Fig. 3.3 a few nodes are used together labeled lst, 2nd,..., ith. This abbreviates a 
program where each node outputs one value for every i inputs. The node labeled jth 
prints out the jth, i -I- jth, 2i + jth (etc.) inputs. 
2. A labeled arc that does not emanate from a node (as in Fig. 3.4) denotes that the 
initial values of the arc constantly circulate. Thus there is an infinite supply of those 
values. While it may seem that a program with such loops never terminates, the expansion 
of this abbreviation discussed in Section 3.3 does terminate. 
For ial.. . .,m 
FIGURE 3.3 
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To prove Lemma 1, consider Fig. 3.3. For each set of n inputs, arc #j obtains the jth 
input. Thus the IZ inputs are “parallelized” onto 12 different arcs. The node labeled d6 is an 
abbreviation for an acyclic graph of boolean operators which produces the ith digit of the 
m digit result. Since boolean operators restore initial data words, all arcs in Fig. 3.3 have 
their initial data words restored when the computation is completed. 
For each of the 2 output arcs there is a program segment like the one in Fig. 3.4. The 
figure denotes the segment for the first output arc. The arc labeled di is 1 if the ith of the 
ml results should be a 1. Arc #l obtains the first of the ml results that will be output on the 
first output arc, arc #2 obtains the first two of the m, results,..., and arc #m, obtains all 
m, results. Every arc has its initial data word associated with it after each execution of the 
program. The self-loops are discussed in Section 3.3. 1 
It is important that the initial configuration matches the final configuration. Ifg must be 
applied repeatedly on a sequence of inputs, the same program may be used for each set 
of 1z inputs. Note that the lemma is false for well formed data flow schemes due to their 
well behaved characteristic [ 111. 
3.3 Abbreviation Expansion 
Figure 3.5 is the expanded version of nodes labeled with ith. If a node desires to choose 
the ith of j values, it “absorbs” all but those of the form nj + i. This is accomplished by 
circulating a control of Fi-l TFjei to a T gate. 
FIGURE 3.5 FIGURE 3.6 
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Figure 3.6 indicates the definition of an arc that is drawn as a loop. The arc represents 
two arcs leaving a T gate. One arc leads to the destination of the arc in the original 
program, and the other leads back to the input of the T gate. To control this T gate the 
program generates as many True values as needed. In particular, for the control inputs 
to the Merges of Fig. 3.4, one would like i control values to the T gate for each value on di . 
Figure 3.7 indicates how to accomplish this. The node labeled ~1 expands one value on 
the input to I values on the output. Fig. 3.8 is the x13 program and it is easy to generalize 
this to the construction of the program for xl for any I. 
The self-loops of Fig. 3.5 are easier to handle and are left to the reader. 
4. SIMULATING TURING MACHINES WITH RESTRICTED DATA FLOW SCHEMES 
The object of this section is to present a simulation of one tape Turing Machines 
(TMs) by restricted data flow schemes. The TM model used is that the input is given on 
the single TM tape, the read head initially scans the leftmost symbol of the input, and the 
rest of the tape is blank. The data flow scheme will simulate the TM by keeping on one of 
its arcs, a representation of the TM tape. In Fig. 4.1 this data arc is labeled arc C. The 
data flow scheme processes successive symbols from arc C to reflect one step of a TM 
computation. The arc will not always have a representation of the TM tape. However if 
one observes the sequence of symbols that pass through the arc, the sequence will be a 
coded form of successive instantaneous descriptions (i.d.s) of the TM computation. We 
assume familiarity with TM computations [7]. 
4.1 Representation 
The data flow simulator represents an i.d. of the Turing Machine by coding it into 
binary. Let 2 be the tape alphabet of a given TM and Q be the set of states of the TM 
(Z n Q = a). Let $ $2 u Q be a “delimiter.” Let 7 = [log,(l Z 1 + [ Q / + l)]. The 
data flow simulator represents an i.d. using a fixed coding of the symbols of 2Y u Q u {$} 
as binary r-tuples. 
Let f: Z u Q U {$} -+ {F, T)T be a l-l map. Let wr ,..., We E .Z and 4 E Q. If the TM 
initial 
-(first r) 
01 Cm f($).f($b c., f($),initial initial 01 @piti” (q @pyt 2r) 
FIGURE 4.1 FIGURE 4.2 
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has wr ... zuli on the portion of its worktape that it has traversed, is in state 4, and is 
scanning wj , the TM i.d. is w1 ..* wielqwj ‘.. wk. The f-code of the i.d. is f(i.d.) == 
f (wr) *f (ws) ... f (wi+) f (q) . f (wj) ... f (w,) *f ($). Note that the f-code of the i.d. is 
delimited with f ($). 
The f-code of the initial i.d. is f (start-state) followed by the code of the input to the 
TM, followed by f($). If the tape is initially blank then the f-code of the initial i.d. is 
f (start-state) f(y) f ($),where # is the blank symbol.Thef-code of the computation of aTM 
on an input, is the concatenation of thef-codes of the individual i.d.s. For convenience, 
assume that all computations have infinitely many i.d.s, with the successor i.d. of a halt i.d. 
being the same i.d. 
Assume that in one step a TM either moves left, moves right, prints (T E Z:, reads the 
symbol being scanned and branches to a TM state based on what was read, or halts. 
If the TM head traverses a new suqare, the size of the i.d. expands and the data flow 
simulator must expand its representation of the TM tape. Otherwise, to update an id., 
only a few symbols must be changed with none added. 
4.2 Description of Simulation 
DEFINITION. A restricted data flow scheme D with input arc C, simulates (with respect 
to f) a TM M if for any input to M, the infinite sequence of symbols passing through C 
is the f-code of the computation of iki’ on that input, where the input to D is the assignment 
of the f-code of the initial i.d. of M to the arc C. 
THEOREM 1. For any TM M, there is a restricted data fEow scheme D that simulates M. 
Proof. Consider Fig. 4.1 which schematically illustrates the data flow simulator for a 
TM. Assume that the simulator has the f-code of an i.d. on arc C and all other arcs in 
Fig.4.1 are blank. To prove Theorem 4.1, it will be shown how to design boxes #l and #2 
so that the next sequence of symbols to be added to C will be the f -code of the successor 
i.d. of the current id. and furthermore the data words on all other arcs are restored to 
their current values. It may be, that there will be no single time at which arc C contains 
the entire next i.d. To prove the Theorem is suffices to show that some way of executing 
the data flow program causes arc C to get the next i.d. due to the determinacy of data flow 
programs [15] and the fact that it is impossible to indefinitely prevent the execution of 
a node. 
Arc C feeds into different arcs denoted C-a , C, , C, , C, , C, . Initially, all five arcs 
have the same associated word, except that C-a has an extra 2r symbols (f ($) . f ($)), C, 
has an extra Y symbols (f ($)), C, is missing the first Y symbols of the i.d. and C, is missing 
the first 2r symbols of the i.d. 
Technically, to fit the definition of simulation, the input may only appear on a single 
arc. To get the desired inputs on C-a and C_, , initialize them to f($)” and f(g). Use 
“identity boolean function” nodes to separate arc C from each of arcs C-, and C-, . This 
provides arcs C_, and C-a with the desired input. It is left as an exercise to remove the 
first Y symbols to get the desired value on arc C, by using T gates with an initialized 
control arc. 
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We now describe how an i.d. is updated to get the next i.d. Box #I of Fig. 4.1 updates 
the current i.d. by processing r symbols from each arc at once. If the first Y symbols on 
arc C, represent the contents of a TM square that is “far” from the square currently 
being scanned, then these r symbols are copied to the next i.d. Similarly, if these r symbols 
aref($) and the TM head is far from the extreme left of right of the active portion of the 
tape, thenf($) is copied. 
One might wonder how it is possible for the data flow scheme to know whether the head 
scans a nearby square. This information is contained on arcs C-a ,..., C, . The way that 
the arcs are processed guarantees that at all times the first block of r symbols on arc Ci is 
the block that will appear i blocks later in the i.d. then the current block of C,, . (If i is 
negative, then it is the block that appeared --i blocks earlier.) The changes in the i.d. may 
be determined from these five blocks of Y symbols. 
The following is done if the read head is near the TM symbol coded on arc C,, . First 
consider the case that the i.d. representation need not be expanded (due to the exploration 
of new squares on the extreme right or left of the tape). If the square coded on C, is the 
predecessor of the square being scanned (i.e., the TM state is coded on C,), and the TM 
is in a left move state, then the r symbols output by box #l are the representation of the 
next TM state. If arc C’s codes a left move state, then the first 7 symbols currently on arc 
C-r are output. Similarly, it is easy to see how to update the i.d. for other TM states when 
no new squares are explored [9, lo]. 
The final cases to consider are the cases of a left move onto a new square, a right move 
onto a new square, and a print onto a new square. A left move onto a new square is 
recognized when C-e has f( $) and C-r has the code of a left move state. In that case, 2~ 
symbols are output, namely, f(Y) . g, where g is the input on arc C, (6 is the new leftmost 
symbol). The other cases are handled similarly [9, lo]. 
The existence of a restricted data flow scheme for box #l as described will follow from 
Lemma 1. For conformity to the hypothesis of the lemma, it is convenient to assume that 
box #l always gives the same number of results on each arc for each set of Y inputs from 
each arc Ci . Thus, box #l always prints out 2~ symbols on arcs A and B. Arc B consists 
of T@ when all 2~ symbols on arc A are desired, and Fr . Tr if only the last Y are desired. 
In the latter case, the first Y on arc A are arbitrary, and the last Y are the desired r symbols. 
The irrelevant symbols are deleted in box #2. 
To implement box #l, note that it fits the hypothesis of Lemma 1, and thus a program 
exists for it. The program for box #2 is given in Fig. 4.2. 1 
Using Theorem 1, a number of related undecidability results may be proved [lo]. 
5. SIMULATION OF R.E. PROGRAM SCHEMES WITH DATA FLOW SCHEMES 
The data flow scheme that we use to simulate a given r.e. program scheme will use a 
Turing Machine (as simulated in Section 4) as a subroutine. The TM that is chosen is one 
that is related to the r.e. program scheme in the following way. Given a statement number 
of the program scheme and (where relevant) the results of that statement’s predicate the 
TM may compute the next statement number and the next statement. 
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The TM interfaces with a data flow program called “the scheme simulator” (see 
Fig. 5.1). This program contains the current values of the defined variables of the r.e. 
program scheme on a “value list” (arc G of Fig. 5.1), and also has nodes labeled with the 
uninterpreted function and predicate symbols. The TM sends signals to instruct the 
scheme simulator when to use these nodes and how to update the value list. We indicate 
the format of these signals in Section 5.1, and the basic idea behind their use in Section 5.2. 
The value list is maintained by the scheme simulator as a circular buffer; when ;I 
particular value is needed, the TM signals the scheme to circulate the values until the 
desired value reaches the beginning of the buffer (“top of the value list”). In order to 
know when to tell the scheme to circulate, the TM maintains an “association table” which 
remembers the current locations of all the variables on the value list. 
5.1 Operation of the Turing Machine 
Initially, the Turing Machine has a blank tape. First, the TM initializes the association 
table (on the TM tape). If the n input variables to the scheme are x1 ,..., x, , the table 
contains information that “for i = l,..., n, the ith value on the scheme’s value list is xi’). 
Assume that the TM has the number of the last statement, statement i (initially i = 1) 
on its tape. If statement i is a predicate, assume that the result of the predicate is in the 
finite state memory of the TM. The TM then computes the number of the successor of 
statement i, s(i), using the relevant recursive function. (Note that the association table 
must be left intact in the process.) The Turing Machine also computes the statement 
whose number is s(i). If not all variables needed by statement s(i) have already been 
defined, the TM loops. 
Let statement s(i) contain a function or predicate application, Z(y, ,..., yk). The ‘I’M 
locates yr ,..., yk on the scheme simulator’s value list, and tells the simulator what to 
compute and where to place the result. First the TM locates yr ,..., y,; . If the top of the 
value list equals yi for some i, a TM message of the form “Use the top value as the ith 
input to 2 and then circulate the top value” is sent. Otherwise, a message “Circulate the 
top value” is sent. The TM then updates its association table. 
The TM sends a message by printing a specific “message symbol” on the TM tape at 
one step,and deleting it at the next step. There are finitely many messages, and each is 
coded as a different symbol of the TM’s tape alphabet. These symbols are only princted 
by the TM when messages are to be sent. The reason that a message symbol must be 
overprinted at the next step will become clear when the scheme simulator is discussed. 
Basically, the idea is that the scheme simulator looks at each symbol of each i.d. exactly 
once and thus if it sees the message symbol more than once, it interprets this as more than 
one message. 
The TM continues this until all inputs to 2 are defined. Subsequent messages take on 
one of five forms. 
(1) If 2 is a function symbol, and statement s(i) is of the form X, - Z( yr ,. . ., ylC), where 
X, is not yet defined the message is “Add the result of 2 to the value list and call the 
result x,.” 
(2) Tf the statement is of the form X, t Z(y, ,..., yB) and X, has been defined, then if 
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x, is the top value on the list, the message is “Replace the top value with result of 2.” 
(3) If in (2), X, has been defined but is not at the top of the list, the message is “Circulate 
the top of the value list.” The TM proceeds to determine if the new top of the value list 
is x, . 
In all of the above cases, the TM updates its association table. 
(4) If 2 is a predicate, then two messages are sent. The first message is “Use predicate 
2” which instructs the scheme simulator which predicate is to be evaluated. A second, 
“return” message instructs the scheme simulator to “Return the result of the last pre- 
dicate.” The way that the scheme simulator returns the result of a predicate is as follows. 
The “return” message is a specific symbol u E .Z like all other messages. Let a’ E 2 be a 
symbol of ,Z whosef-code differs from that of o in exactly one bit. The scheme simulator 
leaves (T unaffected if the predicate is false, and complements the different bit if the pre- 
dicate is true. If the TM obtains such a modified i.d., it remembers the modification. 
(5) If 2 is a HALT instruction then the scheme simulator is instructed to output the 
output values. 
After operation s(i) is completes, the TM computes s(s(z’)), determines the statement at 
s(s(i)) and sends messages to the scheme simulator. If s(i) is a HALT operation, then after 
s(i) is completed, the TM halts. It is easy to see how to make the data flow version of a TM 
halt [9, lo]. 
5.2 Operation of the Scheme Simulator 
An outline of the scheme simulator is given in Fig. 5.1. The input to the scheme 
simulator is a queue of n values corresponding to the inputs of the r.e. program scheme 
(on arc G in Fig. 5.1). The scheme simulator uses the TM described in Section 5.1 as 
follows. Consider Fig. 4.1 which represents a TM. Arc C (for the TM) is interrupted and 
the data on the arc is analyzed by the scheme simulator. The scheme simulator returns this 
data unchanged, unless the result of a predicate is to be returned. In that case, exactly 
one bit is changed as described above. In this way, the scheme simulator sees every 
symbol of every i.d. exactly once. 
If the scheme simulator sees a message symbol, then some action is taken. Otherwise 
the simulator does nothing. 
The possible actions are 
(1) Use the top value of the value list as input to a function or predicate. 
(2) Circulate the top value. 
(3) Change the top value according to the result of a function. 
(4) Add the result of a function to the value list without deleting the top value. 
(5) Evaluate a predicate. 
(6) Return the result of the last predicate evaluated. 
The equivalence of r.e. program schemes and data flow schemes is now shown. 
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a Input from Turing Machine 
V) 
I Determine how to update value list, 1 when to apply predicates and when #I 
predicates and functions. 
Return results of x2 
predicates and output of 
scheme I 
b J Result to TM 
FrGrrHE 5. I 
UEFINITION. Let P be an r.e. program scheme, and D a data flow scheme with input arc 
G. P and D are said to be equiwalent if for all interpretations of all the function and pre- 
dicate symbols of P and D and all inputs to P, P halts iff D halts, and the output of P 
equals the output of D (the input to D is the ordered set of inputs to P placed on arc G). 
‘~YHEOREM 2. Let P be a r.e. program scheme. Then there is a data pow scheme D that is 
equivalent to P. 
Proof. Use the TM described in Section 5.1 appealing to the construction of Section 4. 
It suffices to show how to implement the above description for the scheme simulator. The 
main details follow, further details are found in [9, lo]. 
Box #I qf Fig. 5.1 
Arc -4 of Fig. 5.1 is obtained from the “TM” described in Section 5.1. The scheme 
simulator searches through the TM i.d.s for message symbols. The function of box #l is 
to determine which operations must be performed by the scheme simulator. 
Inputs to box #l are processed r symbols at a time where Y is the number of bits needed 
to code each TM i.d. by f. When arc A hasf(u), w h ere a is a message symbol, box #l 
decides which action needs to be performed for this i.d. Each arc in the scheme simulator 
that could possibly use a value from the value list is assigned an integer position. Arc Ci 
is true iff the top value of the value list is to be used at the ith “position.” Arc Di is true 
iff the result of functionfi is to be added to the value list. Arc E is true if the value list is 
circulated. Arc F, is true iff predicate i is to be applied. 
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For each FCN or PRED Z of j VBLS, at kkations il,...,ij 
For “HALT” with locations ii,. . . ,ik 
FIGURE 5.2 
Arc B specifies whether a predicate result is to be returned. Arc B is T* unless the 
“return” message is on arc A in which case exactly one of the r symbols is a F. 
Box #l fits the hypothesis of Lemma 1, and thus a program exists for it. 
Box #2 of Fig. 5.1 
The purpose of box #2 is to apply the functions and predicates. If a HALT is being 
processed, box #2 outputs the values. If the value list is circulated then arc G is appro- 
priately modified. Also, values are sent to functions and predicates, and predicate results 
are returned on arc I. 
The program for box #2 is given in Fig. 5 .2. For each function or predicate there is one 
subprogram (Fig. 5.2a). For the HALT action there is one subprogram (Fig. 5.2b). A 
detailed description is found in [9, IO]. 
Figure 5.2~ describes the updating of the value list. If a function has been applied, arc 
#l obtains the value of the function if the function is fi or fi . Arc #2 obtains the result if 
the function is fi , fi , or f3 , and arc #3 obtains the result irrespective of which function 
was applied. If the top value is circulated, it appears on arc #4. If it is to be replaced then 
it is “destroyed” before reaching arc #4. If it is to be ignored, the F gate obtains no 
control input and it remains on arc G. After an operation the data placed on arc #5 
becomes the end of the value list. 
Figure 5.2d is similar to 5.2~ in that it merges the predicate results. If no predicate 
applied, this portion of box #2 does not do anything. 
Box #3 (Fig. 5.3) merges the old TM i.d. with the result of the predicate if applicable. 
PROGRAM SCHEMES AND DATA FLOW SCHEMES 107 
C 
FIGURE 5.2-Continued. 
If the set of arcs {Hi} are the output arcs of this data flow program, the above simulation 
successfully simulates a given r.e. program scheme P. 1 
4.6 Further Work and Conclusion 
1. The power of two versions of data flow schemes have now been analyzed. There is a 
wide gap between well formed data flow schemes which are almost a direct translation of 
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“if-then-while” programs [ll], and data flow schemes which fully express the archi- 
tectural constructs of data driven architectures [.5]. It would be interesting to define 
natural restrictions on data flow schemes which make a subclass of data flow schemes 
equivalent to other models in the scheme hierarchies [I, 21. 
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